

## 1. Description

These N-Channel enhancement mode power field effect transistors are using trench DMOS technology. This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency fast switching applications.


## 2. Features

- n  $R_{DS(ON)}=72\text{ m}\Omega@V_{GS}=10V$
- n Improved dv/dt capability
- n Fast switching
- n 100% EAS guaranteed
- n Green device available

## 3. Applications

- n Networking
- n Load switch
- n Led applications

## 4.Symbol



## 5. Absolute maximum ratings

( $T_A=25^{\circ}\text{C}$ , unless otherwise noted)

Parameter		Symbol	Rating	Units
Drain-source voltage		$V_{DSS}$	100	V
Gate-source voltage		$V_{GSS}$	$\pm 20$	V
Operating junction temperature range		$T_J$	-50 to 150	$^{\circ}\text{C}$
Storage temperature range		$T_{STG}$	-50 to 150	$^{\circ}\text{C}$
Continuous drain current	$T_C=25^{\circ}\text{C}$	$I_D$	15	A
	$T_C=100^{\circ}\text{C}$		9.5	A
Pulsed drain current <sup>1</sup>		$I_{DM}$	60	A
Maximum power dissipation	$T_C=25^{\circ}\text{C}$	$P_D$	50	W
	Derate above 25 $^{\circ}\text{C}$		0.4	W/ $^{\circ}\text{C}$

## 6. Thermal characteristics

Parameter	Symbol	Rating	Unit
Thermal resistance, Junction-ambient	$R_{\theta JA}$	62	$^{\circ}\text{C}/\text{W}$
Thermal resistance, Junction-case	$R_{\theta JC}$	2.5	$^{\circ}\text{C}/\text{W}$

## 7. Electrical characteristics

(T<sub>A</sub>=25°C, unless otherwise noted)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Units
Drain-source breakdown voltage	BV <sub>DSS</sub>	V <sub>GS</sub> =0V, I <sub>D</sub> =250μA	100	-	-	V
BV <sub>DSS</sub> temperature coefficient	ΔBV <sub>DSS</sub> /ΔT <sub>J</sub>	Reference to 25°C, I <sub>D</sub> =1mA	-	0.05	-	V/°C
Zero gate voltage drain current	I <sub>DSS</sub>	V <sub>DS</sub> =100V, V <sub>GS</sub> =0V T <sub>J</sub> =25°C	-	-	1	μA
		V <sub>DS</sub> =80V, V <sub>GS</sub> =0V T <sub>J</sub> =125°C	-	-	10	
Gate threshold voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =250μA	1.2	1.6	2.5	V
V <sub>GS(th)</sub> temperature coefficient	ΔV <sub>GS(th)</sub>		-	-5	-	mV/°C
Forward transconductance	g <sub>fs</sub>	V <sub>DS</sub> =10V, I <sub>D</sub> =3A	-	8.7	-	S
Gate leakage current	I <sub>GSS</sub>	V <sub>GS</sub> =±20V, V <sub>DS</sub> =0V	-	-	±100	nA
Drain-source on-state resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> =10V, I <sub>DS</sub> =5A	-	72	90	mΩ
Gate resistance	R <sub>g</sub>	V <sub>DS</sub> =0V, V <sub>GS</sub> =0V, f=1MHz	-	1.3	2.6	Ω
Diode forward voltage	V <sub>SD</sub>	I <sub>SD</sub> =1A, V <sub>GS</sub> =0V, T <sub>J</sub> =25°C	-	-	1	V
Reverse recovery time <sup>2</sup>	t <sub>rr</sub>	I <sub>S</sub> =1A, V <sub>GS</sub> =30V dI <sub>SD</sub> /dt=100A/μs, T <sub>J</sub> =25°C	-	-	-	nS
Reverse recovery charge <sup>2</sup>	Q <sub>rr</sub>		-	-	-	nC
Input capacitance	C <sub>iss</sub>	V <sub>DS</sub> =50V, V <sub>GS</sub> =0V, f=1MHz	-	1480	2150	pF
Output capacitance	C <sub>oss</sub>		-	480	700	
Reverse transfer capacitance	C <sub>rss</sub>		-	35	55	
Turn-on delay time <sup>2,3</sup>	t <sub>d(on)</sub>	V <sub>DD</sub> =30V, I <sub>D</sub> =1A, R <sub>G</sub> =3.3Ω, V <sub>GS</sub> =10V	-	2.9	6	ns
Rise time <sup>2,3</sup>	t <sub>r</sub>		-	9.5	18	
Turn-off delay time <sup>2,3</sup>	t <sub>d(off)</sub>		-	18.4	35	
Fall time <sup>2,3</sup>	t <sub>f</sub>		-	5.3	10	
Total gate charge <sup>2,3</sup>	Q <sub>g</sub>	V <sub>DS</sub> =48V, V <sub>GS</sub> =10V I <sub>D</sub> =5A	-	9.3	13	nC
Gate-source charge <sup>2,3</sup>	Q <sub>gs</sub>		-	2.1	4.2	
Gate-drain charge <sup>2,3</sup>	Q <sub>gd</sub>		-	1.8	4	
Continuous source current	I <sub>S</sub>	V <sub>G</sub> =V <sub>D</sub> =0V, force current	-	-	15	A
Pulsed source current	I <sub>SM</sub>		-	-	60	A

Note : 1. Repetitive rating, pulse width limited by maximum junction temperature

2. The data tested by pulse, pulse width ≤ 300μs duty cycle ≤ 2%.

3. Essentially independent of operating temperature.

8. Test circuits and waveforms




Fig.1 Continuous Drain Current vs. TC




Fig.2 Normalized RDSON vs. TJ




Fig.3 Normalized Vth vs. TJ




Fig.4 Gate Charge Characteristics




Fig.5 Normalized Transient Impedance






Fig.6 Maximum Safe Operation Area



**Fig.7 Switching Time Waveform**



**Fig.8 Gate Charge Waveform**